

Design of CMOS Truncated Multiplier with 10T GDI Full Adder

¹P.Radhakrishnan, ²G.Themozhi

¹Research scholar, Dept of ECE, Tagore Engineering College ²Professor, Dept of EEE, AMET University ¹krish75radha@gmail.com, gthemozhivijayakumar@gmail.com

Article Info Volume 83 Page Number: 3955-3960 Publication Issue: May - June 2020

Article History Article Received: 19 November 2019 Revised: 27 January 2020 Accepted: 24 February 2020 Publication: 12 May 2020

Abstract

In recent technology of any applications, adder is a more priority to do a function and task of arithmetic operation. Based upon the improvement of the adder design, logic size is reduced year by year. Here the proposed discuss about design of a multiplier using single bit full adder. In this multiplier design, adder is a main priority to reduce the arithmetic logic size and increases speed of multiplier. The truncated multiplier is chosen, because, the truncated multiplier have a capability to reduce internal and external architecture size in every design. Regarding this, truncated multiplier have three operations such as rounding, deleting, truncating. The MSB bits of the partial product is truncated and the output of n bit x n bit multiplication will provide only n bit level instead of 2n bits. This proposed work is designed in CMOS Logic gate with 10-T transistor level of full adders with 45nm technology and finally proved in terms of area and power.

Keywords: GDI(Gate Diffusion Input), Truncated Multiplier, Area, Power

1. Introduction

The need for the usage of battery based portable electronic Devices is increasing in fast manner. The power consumption plays huge role in VLSI technology. Batteries are needed for driving small devices. The major concern in designing tablets, Laptop, mobile phones and other devices is speed and power consumption. The designed device consumes more power then the heat produced will be more which in turn reduces the battery and performances. The DSP Process life and microcontrollers are mainly used in the signal processing applications like video and image processing. The Various arithmetic and logical circuits are needed in the signal processing application.

The main aim of this work is to present a relative analysis of truncated multiplier and also to reduce area and ,power consumption of proposed multiplier when compared with conventional multiplier. The 8bit×8bit multiplier is designed using Tanner EDA tool and simulation results were compared. This paper is structured as follows. In section II, the literature survey is briefly discussed. Section III presents the proposed work of truncated multiplier. Section IV states about the simulation results and discuss about truncated multiplier and section V states about the conclusion.

2. Literature Survey

The full adders are used as the base element to design multipliers. The truncated multipliers are realized using various types of full adders. The various techniques used for truncated multiplier are discussed below.

The implementation of multiple constant multiplication (MCM) method in the high speed filter gives significant reduction in the power consumption. The single bit full added is designed using 45nm CMOS technology. The full adder was constructed using ten Transistors (10-T). The 10T full adder design consumes significantly low power (~0.001 mW) and fabrication area ($\sim 276 \mu m^2$) than other full adder designs[3]. The 10T Gated Diffusion Index(GDI) full adder consumes 98% less power than conventional (28-T) method and consumes 65% less power than 16-T full adder implementation. The above results indicates rounded multipliers occupies less silicon area than the standard



multipliers. The least significant bits of full width products are discarded in rounded multiplication [7]. The multiplier design is generally considered as a good design were the maximum value of absolute error is not more than one unit of least position[10]. To reduce the area, power and delay the truncated multipliers are used. The truncation and rounding of partial product bits are very much useful in the minimization of number of half adders and full adders during tree reduction. Here, there is no necessity to use error compensation circuits and the final output will be précised. The utilisation of truncated multiplier leads for reduction in device utilisation as compared to standard multiplier. The Truncated multiplier design is implemented in FPGS then there is a considerable reduction in FPGA resources, power and delay[17].

In Signal Processing applications the various parallel array multiplication algorithms have been proposed to meet the high speed multiplication. The comparison of various multipliers like Array multiplier, Booth multiplier, Wallace tree multiplier and truncated multiplier are discussed here. Array Multiplier is based on Add and Shift algorithm [16]. Three major steps are involved in parallel array multiplier, i.e., generation of partial products, reduction of partial products, and final carry propagate addition. Partial products are generated from the Multiplication process[7]. The aim of the partial product reduction is to reduce the number of partial products to two, and summed up by the final addition. **B**ooth algorithm is used to multiply signed and unsigned numbers[8]. The number of bits in partial products are reduced by recoding the multiplier. The main disadvantage is that it dissipates more power. In Wallace tree multiplier[4] the reduction scheme starts by regrouping the partial- product matrix into sets of three rows. The number of full adders required can be reduced by rearranging the partial products in the form a tree. Two types of operators are used to reduce the depth of the tree. First one is full adder and second one is half adder, The tree is iteratively covered with FAs and Has. The full adder accept three inputs and generate two outputs. The full adder is also known as 3-2 compressor. The final step for completing the multiplication is to combine the results in the final adder. The choice of the final adder depends on the structure of accumulation array. In general carry look ahead adder is the suitable one, as it provides the minimum delay.



Figure 2.1: Wallace Tree Multiplier

The Truncated multiplication helps to reduce the power dissipation and area by discarding the least significant bits of full width products. A truncated multiplier is an n bit x n bit multiplier with n bit produced as an output instead of 2n bits. Here the least 8 bit of the full-width product results are discarded. Hence there is a significant reduction in the power consumption and area of arithmetic circuit. Constant correction method or variable correction method are used to design truncated multipliers. The lower n bit columns of a parallel multiplier are truncated and the correction is added to

most significant columns in constant correction method. To calculate the LSP minor constant value is used instead of actual value of the inputs. The output of the multiplier can be represented as:

PCCM = truncn (SMSP + SLSP major + constant)

where the weighted sum of the elements of the LSP major[13] is SLSP major. In Variable correction method the basic design of the multiplier is similar to that of a constant correction fixed width multiplier. In full width of multiplier the least significant N-2 partial product



columns multiplier are truncated. the partial product terms in the Nth column are added to the partial product terms in the N-1 column using full-adders, is done to offset the error introduced due to truncation of least significant N-2 columns. The variable correction method helps to improve the accuracy of truncated multipliers by compensating the effect of the discarded terms with a non constant compensation function. The multiplier output is calculated as:

Where b(IC) is a suitable compensation function[13]. The Mathematical basis of truncated multiplier is discussed here. In a standard multiplier, two n-bit inputs are needed and represented as A and B and the following equation represent the operation to obtain the 2n bit product P.

$$A = \sum_{i=1}^{n} a_i 2^{-i}$$
$$B = \sum_{j=1}^{n} b_j 2^{-j}$$
$$P = \sum_{i=1}^{2n} p_i 2^{-i} = \sum_{i=1}^{n} \sum_{j=1}^{n} A_i B_j 2^{-i-j}$$

where a_i represents the ith bit of A and b_i represents the ith bit of B and P_i represent the P.

The 8x8 truncated multiplier output can be rewritten as below.

$$A = \sum_{i=1}^{n} a_i 2^{-i}$$
$$B = \sum_{j=1}^{n} b_j 2^{-j}$$
$$P = AB = \sum_{i=1}^{n} p_i 2^{-i}$$

3. Proposed Work

In the proposed system, the multipliers and adders in the FIR Filter design are modified. Multipliers are to be replaced to Truncated with GDI (Gate Diffusion Input) full adder. Based upon this modification our performance will increases better than existing results. The truncated multiplier will have three options such as rounding, deleting, truncating. Here, the MSB bits will be truncated and the output of n x n multiplication will be provided only n bit level. This proposed work will design in CMOS Logic gate and which 10-T transistor level of full adders with 45nm technology and finally proved the terms of area, delay and power.



Figure 3.1: Proposed Truncated Multiplier

The Design Flow Fig 3.2 describes about the process flow of entire design of truncated multiplier. Initially the CMOS inverter is designed with the parameters. By using this, 1bit full adder at 45nm technology is designed by two half adders. Then the 8 bit truncated multiplier is designed using the CMOS full adder.



Figure 3.2: Design Flow of proposed work



Tanner EDA tool is used to realize the half adder circuit. Here the input signal is given through input ports a and b. The output signal comes from the output port sum and carry.



Figure 3.3: Design of Adder

The above Fig 3.3 represents the design of adder. Generally, the multiplication of multiplicand and multiplier generates a partial product and it is added to produce the output. Here the design consist of two's complement circuit partial product generator, parallel adder and the multiplexer. To avoid the sign constraint of FIR filter design, the two's complement circuit is used. The single bit CMOS full adder with 45nm technology is the base element in parallel adder.



Figure 3.4: Truncated Multiplier Design

4. Results and Discussion

Generally, the multiplication of multiplicand and multiplier generates a partial product and it is adder to produce the output. Here the design consist of two's complement circuit, partial product generator, parallel adder and the multiplexer. To avoid the sign constraint of FIR filter design, the two's complement circuit is used. The parallel adder used is the 1 bit CMOS full adder with 45nm technology.



Figure 4.1: Schematic Diagram Of 8x8 Truncated Multiplier

Fig 4.1 represents the schematic diagram of 8x8 truncated multiplier using GDI Full adder. Here the least significant 8 bits are truncated and only the most significant 8 bits are taken for calculation. Since the LSB bits are truncated, the entire circuit size is reduced to nearly 50%, consequently the power will also be reduced.

$\mathbf{A} \neq d\mathbf{i} \mathbf{X} \Rightarrow = \mathbf{i}$	10101011	. sorea nos		SEECI		SELECT	•						1	
branes .	913 parallel adderso	chematic th_trunc					_					0.9 ×	Properties	
FUNCATION_MATIPLER	•												Schematic of pa	ralei,adder
IN RECEIPTION AND THE REP.													UX # S	
evice -													B. Pt 🗢 19	
PICE Elements	1												System	
Roc													Design	TRUNCATION
PSOE_Commands													a Cell	parallel_adde
													77.00	scherastic
400 ×210.4					<u>n</u>								· Name	spice_element
te •	100		CODE T										Interface	riain
Ladder (35 instances)	* *		1 1 1										16-500,04	10.00.0000.0
if_adder	100		and the										Direct	20/20/2018 e
vetar												S2 - 2	latha	
N/K	the second s		and the second s										Deservicetion	
us mi													2460	
and					14							.	Face	Pagel
and persons and the second		and the second sec											-	
wini mediri	A second											20		
0.3				-										
trancation multipler														
Ones Twittere En												·· ·		
open - seconda - 15														
	1												Properties H	10
	Command													15
	peert click 0.J -2.5													
	peint click 1.7 -1	uncation_multipler -design	TRUBCATION PIO	CIPCER Type	ichematic -co	itest Duncate	e jamph	er_1-04	ceneta - se	0.7189	40-4453	-11 /100 -11	D42-080 B	
U	mode escape													
(app) (1)+) shes served	1011 Con open -cen co_tr	recuper_margary article	The Actual Colo	CONTRACT/PRO	COMMUN CO	iten overane	- Jerreda	er_s/per			coses			
kraries Hererchy	() () () () () () () () () ()					н.								
														CON STRATE

Figure 4.2: Schematic diagram after truncation

The input to the truncated multiplier is given as two's complement of the input which is made to fed to the multiplexer and finally to the multiplier. The output is obtained through out[0-7] respectively.

Let the n-bit inputs and n-bits output of the truncated multiplier is shown below..here n=8

- a0 a7 = 64
- b0 b7 = 45



Fig 4.3 Input set up of Truncated Multiplier



Output:

• P8 - P15 = 1A



Figure 4.4: Output of Truncated Multiplier

The power consumption of the truncated multiplier is given below in Fig 4.5



Figure 4.5: Power Analysis of Truncated Mutiplier

Table 4.1 describes about the power consumption of GDI full adder and the truncation multiplier. The CMOS full adder uses 45nm technology, so that it consumes very less power and less delay.

Parameters	GDI full adder	Proposed truncation multiplier using GDI full adder		
Technology (nm)	45	45		
Power (watts)	7.195048e- 005	8.408169 e-003		

Table 4.1: Power Analysis

The Table 4.2 describes about the area utilized by the normal 8x8 multiplier and truncated 8x8 multiplier.

Table 4.2:	Area	utilization
------------	------	-------------

Number of logic elements	Used	Available	Utilization		
8x8 Parallel Multiplier	189	33216	0.57%		
8x8 Truncated Multiplier	109	33216	0.328%		

5. Conclusion

T The Truncated Multiplier has been designed using the CMOS 10T Gate Diffusion Input(GDI) Full Adder. The simulation results of Truncated Multiplier is compared with the 8 x 8 parallel multipliers and advantages of truncated multiplier over other multipliers has been discussed. The simulation results are generated using Tanner EDA tool .the experimental resilts shows that the proposed 8x8 truncated multiplier design occupies only 0.328% of total area and the power consumed is 8.408169e-003. By comparing the above results the truncated multiplication proves as an proficient method to reduce the power dissipation and decrease in the area of parallel multipliers.

References

- [1] U.Penchalaiah and V.G.Siva kumar, (2018) "Survey: Performance Analysis of FIR Filter Design Using Modified Truncation Multiplier with SQRT based carry Select Adder" International Journal of Engineering and Technology, Volume 7.
- [2] Ashish kumar yadav, Bhavana P.Shrivatava and Ajay kumar dadoriya, (2017) "Low power high speed 1-bit Full adder Circuit design at 45nm CMOS Technology," IEEE International conference on Recent innovations in signal processing and embedded systems.
- K.K.Verma, S.N.Shukla, Sanjay Kumar Jaiswal and Maharishi Vaish,(2017) "Novel Design Of 10T Full Adder With 180nm CMOS Technology," International Journal of Electronics Engineering Research, ISSN 0975-6450 Volume 9, No.9.
- [4] Ms.G.Valli and Dr.R.vijayabhasker, (2016) "Design of Conventional Tap FIR Filter and Analysis of Asynchronous Parallel Self-timed adder," International Journal of Advanced Science and Engineering Research, Volume 1,Issue 1.
- [5] Sheenu Rana and Rajesh Mehra, (2016) "Optimized CMOS Design Of Full Adder Using 45nm Technology," International journal of Computer Applications 0975-8887, Volume 142-No.13.



- [6] Basant Kumar Mohanty and Pramod Kumar Meher, (2016) "A High-Performance FIR Filter Architecture for Fixed and Reconfigurable Applications", IEEE Transactions on Very Large Scale Applications, Volume 24, Issue 6.
- [7] G.Sony and G.Satya Prabha, (2015) "On the Systematic Creation of Faithfully Rounded Truncated Multipliers and Arrays", International Journal of Professional Engineering Studies, Volume V, Issue 4.
- [8] V.Suruthi and Dr.K.N.Vijaykumar, (2015)
 "Design of Area efficient Truncated Multiplier for Digital signal processing applications," IJEEE, Volume 07, Issue 01.
- [9] A.D.Wankhade and S.S.Thorat, (2015) "Implementation of Truncated Multiplier for FIR Filter based on FPGA", International Journal of Engineering and General Science, Volume 3, Issue 3.
- [10] R.Muthammal And S.Sandhya, (2015) "Design and Implementation of Truncated Multiplier in FIR Filter", International Journal on Applications in Information and Communication Engineering, Volume 1, Issue 3.
- [11] Mehta Shantanu Sheetal and Vigneswaran T, (2014) "High Speed and Efficient 4-Tap FIR Filter Design Using Modified ETA and Multipliers" International Journal of Engineering and Technology, Volume 6.
- [12] Athira Prasad and Robin Abraham, (2014) "Variable Truncated Multiplier with Low Power", International Journal of Engineering And Computer Science, Volume 3,Issue 10.
- [13] A.Deepika and A.Bhuvaneswari, (2014) "Low power FIR Filter Design using Truncated Multiplier," International Journal of Engineering Trends and Technology (IJETT), Volume 10 No.1.
- Basant Kumar Mohanty and Sujit Kumar Patel, (2014) "Area–Delay–Power Efficient Carry-Select Adder", IEEE Transactions on Circuits and Systems II, Volume 61 Issue 6.
- [15] Ibrahim Abdelghany, Wajeb Saab, Tarek Sakakini, Abdul-Amir Yassine, Ali Chehab, Ayman Kayssi and Imad H. Elhajj, (2013) "Energy-Efficient Truncated Multipliers", ICEAC.
- [16] Soniya And Suresh Kumar, (2013)"A Review Of Different Types Of Multipliers and Multiplier-Accumulator Unit," International Journal of Emerging Trends & Technology in computer Science(IJETTCS), Volume 2,Issue 4.
- [17] Suresh R.Rijal and Ms.Sharda G.mungale, (2013) "Design and implementation of 8x8 Truncated Multiplier on FPGA," International journal of Scientific and Research publications, Volume 3, Issue 3.

- [18] R.devarani and C.S.Manikandababu,(2013) "Design and implementation of truncated multipliers for precision improvement", International Conference on Computer Communication and Informatics.
- [19] Shiwani Singh, Tripti Sharma K.G.Sharma and Prof. B.P.Singh, (2012) "PMOS Based 1-Bit Full Adder Cell," International journal of computer applications, volume 42- No.15.
- [20] B.Ramkumar and Harish M Kittur,(2012) "Low-Power and Area-Efficient Carry Select Adder" IEEE Transactions on very Large Scale Integration Systems, Volume 20, Issue 2.
- [21] Y.Sunil Gavaskar reddy and V.V.G.S.Rajendra Prasad,(2011) "Comparison of CMOS and Adiabatic Full adder Circuits," International Journal of Science & Engineering Research ,Volume 2,Issue 9.
- [22] Sumit Vaidya and Deepak Dandekar, (2010) "Delay-Power Performance Comparison of multipliers in VLSI Circuit design ,International journal of computer networks &communication, volume 2, No.4.
- [23] Padmanaban Balasubramanian and Nikos E.Mastorakis, (2009) "High Speed Gate Level Synchronous Full Adder Designs", WSEAS Transactions on Circuits and Systems, Volume 8, Issue 2.
- [24] Keivan Navi and Omid Kavehei, (2008) "Low-Power and High Performance 1-bit CMOS Full Adder Cell," Journal Of Computers, Vol 3,No.2.
- [25] Yogesh M.Motey and Tejaswini G.Panse, (2007) "Traditional and Truncation Schemes For Different Multiplier,", International Journal Of Electronics And Computer Science Engineering, ISSN 2277-1956, Vol 2, No.2.