# Implementation of Latency Reduction using Enhanced Tree Based Multiplier Algorithms 

Sri M Madhusudhan Reddy ${ }^{1}$, Dr.Pramod Sharma ${ }^{2}$, G.Ramesh ${ }^{3}$, Dr.R.Sudheer Babu ${ }^{4}$<br>1 ,3,Assistant Professors, Dept of ECE, G Pulla Reddy Engineering College (Autonomous): Kurnool<br>4 Associate Professor, Dept of ECE, G Pulla Reddy Engineering College (Autonomous): Kurnool<br>2 Professor\&Principal, Regional Engineering College, Jaipur,RajasthanMail Id: msreddym11 @ gmail.com

## Article Info

Volume 82
Page Number: 11385-11389
Publication Issue:
January-February 2020

## Article History

Article Received: 18 May 2019
Revised: 14 July 2019
Accepted: 22 December 2019
Publication: 21 February 2020


#### Abstract

Multipliers assume a critical job in the present advanced flag preparing and different applications. With advances in innovation, numerous analysts have attempted and are endeavoring to plan multipliers which offer both of the accompanying outline targets rapid, low power utilization. Power dispersal of coordinated circuits is a noteworthy worry for VLSI circuit architects. A Wallace tree multiplier is an enhanced rendition of tree based multiplier design. A Wallace tree is a proficient equipment execution of an advanced circuit that duplicates two whole numbers This paper goes for further decrease of the inertness and power utilization of the Wallace tree multiplier. This is refined by the utilization of compressors. The outcome demonstrates that the proposed Wallace tree multiplier is $44.4 \%$ faster than the regular Wallace tree multiplier, alongside acknowledgment of $11 \%$ of lessened power utilization. The simulations have been completed utilizing the Modelism and Xilinx tools.


Keywords: Wallace, Latency, Power, Multipliers, carry select adder.

## 1. INTRODCUTION

The depictions of the multiplicand and item are not shown; regularly, these are both in like manner in two's enhancement depiction, like the multiplier, anyway any number structure that sponsorships extension and subtraction will fill in as well. As communicated here, the solicitation of the methods isn't settled. Generally, it
proceeds from LSB to MSB, starting at $\mathrm{I}=$ 0 ; the duplication by 2 i is then consistently replaced by gradual moving of the P gatherer to the straightforwardly between steps; low bits can be moved out, and resulting increases and subtractions should then be conceivable just on the most essential N bits of P.[2] There are various assortments and improvements on these details.....

The estimation is consistently delineated as changing over arrangement of 1 s in the multiplier to a high-organize +1 and a lowmastermind -1 at the completions of the string. Right when a string experiences the MSB, there is no high-orchestrate +1 , and the net effect is explanation as a negative of the best possible regard.

For each piece yi, for I running from 0 to $\mathrm{N}-1$, the bits yi and yi-1 are considered. Where these two bits are proportional, the item aggregator P is left unaltered. Where yi $=0$ and yi $-1=1$, the multiplicand times 2 i is added to P ; and where $\mathrm{yi}=1$ and $\mathrm{yi}-1=0$, the multiplicand times 2 i is subtracted from P . The last estimation of P is the marked item.

## 2. EXISTING METHODS

Compressors by a wide margin have been considered as the most proficient building squares of a fast multiplier. It gives preference of gathering of incomplete products to a detriment of minimum conceivable power scattering. As opposed to altogether bringing halfway products with the assistance of CSA/Ripple snake tree, a structure of compressors would finish a similar errand in significantly lesser time and furthermore will at the same time destroy the issues of huge power utilization and enhancement of the region. The explanation behind the clear inclination of compressors over counters is the preferences it gives as far as power, number of transistors utilized and the postponement related with the basic path(comprising of XOR's for the most part) [1]. The blower configuration actualized in this paper lean toward utilization of MUX's instead of XOR's, the sole reason being, the lesser entryway delays[2]. These compressorsare utilized instead of adders.

It has a carry input from neighboring cell other than the actual 1-bit inputs and thus in turn gives out a carry output. The equations that govern the behavior of these compressors can be expressed as follow as shown in figure1. Addition of these two rows is done by feeding the two rows to the inputs of a fast adder. Parallel prefix adders have been around since quite a long time.[3,4]. A lot of research of has been done on it almost to an extent of saturation. These adders deliver high performance. The basic principle has been adopted from carry look-ahead computation by calculating generate and propagate signals also commonly referred to as prefixes for every bit of two inputs


Figure 1: Block Diagram of a Compressor

## 3. PROPOSED ARCHITECURE:

In the traditional Wallace tree multiplier, the incomplete items are subjected to expansion and convey age in a consecutive way by sustaining them to Full adders and Half adders. These were later superseded via convey spare adders. With the assistance of convey spare adders three fractional items are decreased down to two bits, a whole piece and a convey bit. The entire procedure can be seen as being done in different stages. These stages comprises of CSAs. The postpone seen by each stage adds to the dormancy of the framework. For the phases at the ending end the information sources are convey, created from prior stages and along these lines are huge in choosing of the deferral of the circuit. In this way ordinary Wallace tree needs in an approach to serve in fast applications[5]., where postponement of the duplication circuit is basic. There are numerous options displayed before to lessen the postponement of such a framework by diminishing the many-sided quality of the circuit[12]. In spite of the fact that a decent alternative, yet again can't be utilized in applications that calls for superior outlines. The pictorial portrayal of how the fractional items are conveyed down to two lines of bits to be included by a quick viper. The totals acquired from the arrangement of blowers and a half viper in the principal organize are straightly nourished to the blowers or half adders of the following stage.


Figure 2: Wallace Tree Multiplier
As Shown in figure 2, The convey bits produced from the primary stage sections are proliferated to the following after segment ofnext organize. Essentially, the aggregate bits from the further stages are sustained to the blowers in the section of resulting stage like the past, while convey bits are spread.

The Wallace tree has three stages:

1. Multiply (that is - AND) each bit of one of the disputes, by each bit of the other, yielding results. Dependent upon position of the copied bits, the wires pass on different loads, for example wire of bit passing on result of is 32 (see explanation of loads underneath).
2.Reduce the amount of partial items to two by layers of full and half adders.
3.Group the wires in two numbers, and incorporate them with a conventional snake.

The convey bit created will then be utilized by next CSA alongside two other halfway products as its information sources. A convey spare snake is a sort of computerized viper, utilized in PC microarchitecture to register the entirety of at least three $n$-bit numbers in twofold. It contrasts from other advanced adders in that it yields two quantities of indistinguishable measurements from the data sources, one which is a grouping of halfway whole bits and another which is an arrangement of convey bits. Think about the whole: $\quad 12345678+87654322=100000000$. Utilizing essential math, we compute appropriate to left, " $8+2=0$, convey 1 ", $" 7+2+1=0$, convey 1 ", " $6+3+1=0$, convey 1 ",
et cetera to the finish of the whole. [6,7]. In spite of the fact that we know the last digit of the outcome immediately, we can't know the main digit until the point that we have experienced each digit in the computation, passing the convey from every digit to the one to its left side. Increase, which relies upon the furthest right digit of the outcome, is one arrangement; however rather like convey spare expansion itself, it conveys a settled overhead , with the goal that a grouping of Montgomery augmentations spares time yet a solitary one doesn't. Luckily exponentiation, or, in other words grouping of augmentations, is the most widely recognized task out in the open key cryptography

## 4. IMPLEMENTATION

The plan passage of $126 \times 126$ piece multipliers utilizing Radix-4 Booth calculation with 3:2 blowers and Radix-8 Booth calculation with $4: 2$ blowers are finished utilizing VHDL and reenacted utilizing ModelSim SE 6.4 structure suite from Mentor Graphics. It is then orchestrated and actualized in aXlnx-Sprtn XC3S300 fg 128 4 FPGA utilizing the Xilinx ISE 9.2i structure suite. Figure 4 shows a depiction of reproduction waveforms for $126 \times 126$ piece multiplier.

| Logic Utilization <br> (XC3S5000 fg1156-4 ) | Radix-4 Booth <br> Algorithm with <br> 3:2 compressors | Radix -8 Booth <br> Algorithm with <br> 4:2 compressors |
| :--- | :--- | :--- |
| Number of four input LUTs | 29,990 | 43,520 |
| Number of occupied Slices | 16,535 | 25,100 |
| Number of bonded IOBs | 503 | 503 |
| Total equivalent gate count | 205,470 | 271,881 |
| JTAG Gate Count for IOBs | 24,144 | 24,144 |
| Maximum combinational path | 448.270 | 448.082 |
| delay (ns) |  |  |

Table 1: Utilization Summary of Compressors

The following table 2 shows the presentation of the results comparison when implemented in Xilinx . The process that translates VHDL/ Verilog code into a device netlist format i.e. a complete circuit with logical elements (gates flip flop, etc...) for the design[8.9.10]. If the design contains more than one sub designs, ex. to implement a processor, we need a CPU as one design element and RAM as another and so on, then the synthesis process generates netlist for each design element Synthesis process will check code syntax and analyze the hierarchy of the design which ensures that the design is optimized[11]. The major disadvantage of the Radix-2 algorithm was that the process required $n$ shifts and an average of $n / 2$ additions for an n bit multiplier. This variable number of shift and add operations is inconvenient for designing parallel multipliers.

| Multiplier $16^{*} 16$ | Number of LUT's |
| :--- | :--- |
| Vedic | 726 |
| Column Bypass | 716 |
| Compressors | 729 |


| Multiplier Type | Vedic | Compressors | Column Bypass |
| :--- | :--- | :--- | :--- |
| Vendor | xilinx | Xilinx | Xilinx |
| Device and Family | Spartan3E | Spartan3E | Spartan3E |
| Estimate Delay | 48.258 ns | 41.795 ns | 46.105 ns |
| Power | 81 mW | 81 mW | 41 mW |

Table 2: Synthesis report with various comparisons

## CONCLUSIONS

The work focusses on the arrangement and execution of two prevalent equal multipliers is proposed. The essential multiplier makes usage of the Radix-4 Booth Algorithm with 3:2 blowers while the subsequent multiplier uses the Radix- 8 Booth estimation with $4: 2$ blowers. Both the frameworks were executed on Sprtn 3 FPGA. The multiplier using Radix-4 Booth computation with 3:2 blowers shows more decline in contraption use when stood out from the multiplier using Radix- 8 Booth estimation with 4:2 compressors $[12,13]$.

Meanwhile the multiplier using Radix-8 Booth computation with $4: 2$ blowers are seen to be faster than the other. Moreover the use of Radix-8 Booth multiplier with 4:2 blowers for a higher solicitation FIR channel showed an enthusiastic speed change than that using Radix-4 Booth multiplier with $3: 2$ compressors[14]. The result exhibits that the proposed Wallace tree multiplier is $44.4 \%$ faster than the standard Wallace tree multiplier, nearby affirmation of $11 \%$ of diminished force utilization.

## REFERENCES

[1] CSWallace, "A Suggestion on Fast Multipliers," IEEE Transactions on Electronic Computers, vol. EC-13,Issue-1, 1964.
[2] V GOklobdzija, D Villeger,"Improving Multiplier Design by utilizing Improved Column Compression Tree enhanced Final Adder in CMOS innovation ", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 3. Issue-2, pp 292-301, 2002.
[3] P. M. Kogge and H. S. Stone, "A parallel algorithm for the efficient solution of a general class of recurrence equations," IEEE Transactionson Computers, vol. C-22, no. 8, pp. 786- 793, 1973. [4] J. Sklansky, "Conditional-sum addition logic," IRE Transactions on Electronic Computers, vol. EC-9, no. 2, pp. 226-231, 1960.
[5] R. L. Mrent and H. M. Ming, "A typical layout for simultaneous adders," ASM Transactions on Machines, vol. C-31, no. 3, pp. 260-264, 1982.
[6] T. Chan and D. C. Camson, "Speed areautlilizationvlsi adders," in IEE 18th Symposium on Computer Apps ,pp. 49-56, 1987.
[7] S. Knowles, "A family of adders," in Proc. 15th IEEE Symposium on Computer Arithmetic, Adelaide, SA, pp. 277-281, 2001.
[8] R. E. Ladner and M. J. Fischer, "Parallel prefix computation," Journal of the AssoclaUon for Computing Machinery, vol. 27, no. 4, pp. 831838, 1980.
[9] K. Pradhan and K. Pachi, "Low consuming 4-2 and 5-2 blowers," in Signals, Systems and Communications Symposium Record of the Fifth Asilomar Conference on, vol. 1, pp. 129133, 2001.
[10] D. Harris, "A taxonomy of parallel prefix networks," in Conference Record of the ThirtySeventh Asilomar Conference on Signals, Systems and Computers, vol. 2, pp. 22132217, 2003.
[11] N. H. E. Weste and D. Harris, "CMOS VLSI Design: A Cirscuits and System Perspective,"Forth Ed, pp 436-450.
[12] SRajaram and KSathamani, "Improvement of Wallace Tree Multipliers utilizing Parallel Prefix Adders"Proceedings of 2011 International Conference on Signal Processing, Communication, Computing and Networking Technologies (ICSCCN 2011), 2011
[13] L. Dadda, "A few plans for equal multipliers" Alta Frequenza, vol. 34, pp. 349-356, 1965.
[14] S Kashif, and Yong, "Plan of Algorithmic Wallace Tree Multiplier utilizing High Speed Counters", 10th International Symposium on Communication Engineering and Systems (ISCES), 2015.

